

CONTROL RECONFIGURATION IN NETWORKED CONTROL SYSTEM

Vatanski N.^b, Georges J.-P.^a, C. Aubrun^a and S-L. Jämsä-Jounela

^a) *Research Centre for Automatic Control (CRAN UMR 7039) Henri Poincaré University, France*

^b) *Laboratory of Process Control and Automation, Helsinki University of Technology, Finland*

*E-mail: Nikolai.Vatanski@hut.fi, Jean-Philippe.Georges@cran.uhp-nancy.fr,
Christophe.Aubrun@cran.uhp-nancy.fr, sirkka-l@hut.fi*

Abstract: In the research on the networked control systems (NCS) the performance of the control system is assumed to be affected by network induced parameters such as delays, jitters, packet losses, link failures. In this paper a reconfiguration of the network control is presented. The upper bound delay of the transmission time of a packet is monitored with the network calculus based algorithm. A modification of the network parameters due to a failure is reflected by an increase of the upper bound value. Two reconfiguration procedures are proposed which aim at compensating the effect of the failure on the QoS.
Copyright © 2006 IFAC

Keywords: Networked control systems, delay compensation, real time systems, network calculus

1. INTRODUCTION

Automation systems of the future, and even those currently in use today, will consist of a large number of intelligent devices and control systems connected by local or global communication networks. In these networked control systems (NCSs), communication between process, controllers, sensors and actuators is performed through the network. The primary benefits in developing the systems from point-to-point systems towards NCS like systems, are reduced system wiring, ease of system diagnosis and maintenance, and increased system agility.

In most cases insertion of the network does not significantly affect the performance of the control system. However, for some real-time processes, care should be taken when implementing a NCS. For such processes, the insertion of the communication network into the feedback control loop introduces an additional, either constant or time varying delay, that makes the analysis and design of the NCS more complex.

There are the three main directions in approaching the problem of network-induced delays in NCS. One

way is to design a controller irrespective of the delay, and then to design a network scheduling procedure so that the delay is minimized. The second approach is to study the NCS problem as an integration of network and control design. This paper addresses the third approach in which the control strategy is designed so that it compensates a priori the networked-induced delay. During the past few years this topic has been actively researched and several compensation strategies have been proposed. Extensive state of the art articles and surveys have been published (see Tipsuwan and Chow, 2003; and Richard, 2003). The delay compensation methodologies proposed apply ideas from the following control theory fields: robust control (Göktas, 2000), LQG-optimal control (Nilsson, 1998), LMI based control (Li *et al.*, 2004). More specific strategies include: fuzzy logic based control (Almutairi *et al.*, 2001), gain adaptation of controllers (Tipsuwan and Chow, (2002), Smith predictor based compensation (Bauer *et al.*, 2001), to name a few.

However, in these papers the assumption has usually been made that information about the network effect (delay distribution, uncertainty, deviation from mean

value, missing value rate) is known in advance, and that the information is used in the design or synthesis of the control law. The whole procedure of obtaining information about the network delay and using it in control system design is given in a few papers.

This paper addresses the gap that still exists between networking and control communities. In the paper reconfiguration of the network control is presented. The upper bound delay of the transmission time of a packet in the communication network is monitored with the network calculus based algorithm. A modification of the network parameters due to a fault is reflected by an increase of the upper bound value. The increase of the upper bound value is detected and the control loop is reconfigured when a pre-designed controller that is able to compensate the fault is switched on.

The upper bound delay algorithm presented applies ideas from network calculus theory, and the delay compensating strategies are based on the Smith predictor and robust control theory.

The paper is organised as follows: Chapter 2 is dedicated to introducing the upper bound delay estimation algorithm. In Chapter 3 the delay compensation strategies are introduced. Chapter 4 consists of the simulation results and discussion, and the paper ends with a concluding section in Chapter 5.

2. UPPER BOUND DELAY ESTIMATION

In this paper the switched Ethernet network is used as an example of the NCS network. The Ethernet networks are nowadays also more and more used in control applications and, in this context, it is important to understand the behaviour of the network in order to be able to control the network performance, such as delays (Georges *et al.*, 2004).

Next, the procedure of obtaining the upper bound delay over the network will be explained in more detail. How to obtain a maximum delay for crossing a single Ethernet switch will be explained in Section 2.1, and the procedure of obtaining end-to-end delays in the network, based on the delays over the switches, will be given in Section 2.2.

The communication network upper bound delay estimation algorithm presented in this paper applies ideas from network calculus theory (see Cruz, 1991; Le Boudec and Thiran, 2001; Jasperneite *et al.*, 2002). For more details of the algorithm, see Georges *et al.* (2005). The communication network is represented as a network of interconnected switches, and each switch is modelled as a combination of the basic components: multiplexers, demultiplexers and FIFO queues, see Fig. 1.

2.1 Maximum delay for crossing the Ethernet switch

To obtain the upper bound delay for crossing a single Ethernet switch, the upper bound delays over the

basic components should first be determined. In this section we will show how to obtain the upper bound delay for the FIFO multiplexer, FIFO queue, and demultiplexer basic components. The upper bound delay over the switch is then the sum of the upper bound delays over the basic components:

$$\overline{D}_{switch} = \overline{D}_{mux} + \overline{D}_{queue} + \overline{D}_{output} \quad (1)$$

The traffic arriving at the switch, both periodic and aperiodic, is modelled as a “leaky bucket controller”. That is, the data will arrive at the switch only if the level of the amount of data in the buffer of the switch is less than the maximum buffer size and the data leaves the switch at a constant rate.

Upper bound delay over a FIFO multiplexer. The first step in calculating the delay over a multiplexer is to determine the arrival curves of the traffic coming to the component and the service curves provided by the component. With the assumption that the traffic follows the leaky bucket controller, these curves are affine and have the form of:

$$b(t) = \sigma + \rho t \quad (2)$$

Where σ is the maximum amount of data that can arrive in a burst, and ρ is an upper bound of the average rate of the traffic flow. Typical arrival and service curves are shown in Fig. 2.

The next step is to determine the upper bound backlog in the multiplexer. The backlog is the number of bits accumulated in the component, and it is a measure of congestion over the component. For the arrival and service curves in Fig. 2, the upper bound backlog occurs at time t and can be calculated from

$$b_1(t) + b_2(t + L/C_2) - C_{out}t \quad (3)$$

Where b_1 and b_2 are the arrival curves of stream 1 and 2 at time t , L is the maximum length of the frames, C_2 is the capacity of the import port 2, and C_{out} is the capacity of the output link.

When the upper bound backlog over the component is known, the upper bound delay over the multiplexer component is then obtained by dividing the maximum backlog value by the capacity of the output link of the multiplexer.

The procedure can be summarized as follows:

In a FIFO m-inputs multiplexer, the delay for any incoming bit from the stream i is upper-bounded by:




Fig. 1. Model of a 2 port-switch in a full duplex mode based on shared memory and a cut-through management.




Fig. 2. Arrival and service curves and backlog evolution inside the two-input FIFO multiplexer.




Fig. 3. Burstiness along a switched Ethernet network.

$$\overline{D_{mux,i}} = \frac{1}{C_{out}} \min_k \overline{B_{mux,k}} \quad (4)$$

Where $\overline{B_{mux,k}}$ is an upper-bound of the backlog in the bursty periods u_k .

For $k = i$ (i.e. b_i is bigger than b_k), the bursty period is defined by $u_i = \sigma_i / (C_i - \rho_i)$ and the backlog is upper-bounded by :

$$\overline{B_{mux,i}} = \sum_{z=1; z \neq i}^m \left(\sigma_z + \rho_z \left(u_i + \frac{L_z}{C_z} \right) \right) + u_i (C_i - C_{out}) \quad (5)$$

Where σ_i is the burstiness of the stream i , ρ_i is the average rate of arrival of the data of stream i , L_i is the maximum length of the frames of stream i and C_i is the capacity of the import port i .

For $k \neq i$ (i.e. b_i is smaller than b_k) such that $1 \leq k \leq m$, we have $u_k = \sigma_k / (C_k - \rho_k) - L_k / C_k$ and

$$\overline{B_{mux,i}} = \sum_{z=1; z \neq k}^m \left(\sigma_z + \rho_z \left(u_k + \frac{L_z}{C_z} \right) \right) + u_k (C_k - C_{out}) - \rho_i \frac{L_i}{C_i} + L_k \quad (6)$$

Upper bound delay over a FIFO queue. For the FIFO queue the delay of any byte is upper-bounded by:

$$\overline{D_{queue}} = \frac{1}{C_{out}} \frac{(C_{in} - C_{out})}{C_{in} - \rho_{in}} \sigma_{in} \quad (7)$$

Upper bound delay over a demultiplexer. The demultiplexer has one input link and two or more output links. Its function is to split the streams that arrive at the input ports and to route them to the appropriate output ports. In Ethernet, this consists of reading the destination address at the start of the frame and selecting the output port associated with its destination in the forwarding table. Due to the Spanning Tree Protocol, only one path is activated to

go from one point to another. Therefore it is assumed that the routing step is instantaneously achieved. Thus the demultiplexer does not generate delays.

2.2. Maximum end-to-end delays for crossing a switched Ethernet network

The upper-bounded delay equations for crossing a switch were proposed in the previous section. In the equations, the maximum delay value \overline{D} depends on the leaky bucket parameters: the maximum amount of traffic σ that can arrive in a burst and the upper bound of the average rate of the traffic flow ρ . In order to calculate the maximum delay over the network, it is necessary that the envelope (σ, ρ) is known at every point in the network. However, as shown in Fig. 3, only the initial arrival curve values (σ^0, ρ^0) are usually known, and the values for other arrival curves should be determined. To calculate all the arrival curve values the following equations can be used:

$$\begin{aligned} \sigma_{out} &= \sigma_{in} + \rho_{in} D \\ \rho_{out} &= \rho_{in} \end{aligned} \quad (8)$$

For example, for the arrival curve (σ^1, ρ^1) in Fig. 3 the envelope after the first switch is:

$$(\sigma^1, \rho^1) = (\sigma^0 + \rho^0 \overline{D_{switch}}, \rho^0) \quad (9)$$

Now it possible to summarize the procedure of obtaining the maximum end-to-end delays in a switched Ethernet network. The algorithm is the following:

1. Identify all streams on each station and determine the initial leaky bucket values.
2. Identify the route of each stream. In the switched Ethernet networks, the paths are determined by the spanning tree protocol.
3. On each switch, formulate the output burstiness equations for all streams.
4. Define the equation systems of form $A\Psi = \Phi$ or $a_n \sigma_1 + b_n \sigma_2 + \dots + z_n \sigma_m = \delta_n$
5. Solve the burstiness values.
6. Determine the end-to-end delay in the network from the equation

$$\overline{D}_i = \frac{\sigma_i^h - \sigma_i^o}{\rho_i} \quad (10)$$

where h is the number of crossed switch.

3. DELAY COMPENSATION USING THE UPPER BOUND DELAY ESTIMATE

In the NCS environment the main goal of the control system is to maintain Quality of Performance (QoP) of the control system regardless of the delays in the network. The system should be robust and be able to compensate the delay induced by the network. Prior to presenting the delay compensation strategies it is important to state the following assumptions about the process and the network:

represented in the frequency domain as an uncertainty around the nominal plant. Next, using the robust control methods (H_∞ -synthesis, D/K iteration etc.) a controller is generated that enables maintenance of the QoP of the control system, even in a worst case disturbance. In this case the worst case performance is when the network delay corresponds to the upper bound delay.

Compared to the Smith predictor based approach, the benefits of this approach are the following. The robust control approach is based on the worst case uncertainty, thus no information is needed about the distribution of the delay. In addition, the uncertainties about the process, as well as about the network, can be handled using the same methodology. For the process the uncertainty about a gain, time constant, pole and zero location, and for the network uncertainty induced by the network delay, jitter and the effect of missing values, can be handled using the same methodology.

Representing the network induced delay. The network delay can be represented as a multiplicative uncertainty around the plant:

$$G_p(s) = G(s)(1 + w_l(s)\Delta(s)); \underbrace{|\Delta_l(jw)| \leq 1 \forall}_{\|\Delta_l\|_\infty \leq 1} \quad (14)$$

Where w_l is a weight used to describe the delay uncertainty. The weight can be obtained by finding the smallest radius $l_l(w)$ that includes all possible plants:

$$l_l(w) = \max_{G_p \in \Pi} \left| \frac{e^{UBD_1 s} G(jw) e^{UBD_2 s} - G(jw)}{G(jw)} \right| = \max_{G_p \in \Pi} |e^{UBD_1 s} e^{UBD_2 s} - 1|$$

$$l_l(w) = \begin{cases} |e^{(UBD_1 + UBD_2)s} - 1|; & w < \pi / (UBD_1 + UBD_2) \\ 2; & w > \pi / (UBD_1 + UBD_2) \end{cases} \quad (15)$$

And choosing the weight w_l such that

$$|w_l(jw)| \geq l_l(jw); \forall w \quad (16)$$

For example in this case the following weight can be chosen:

$$w_l(s) = \frac{(UBD_1 + UBD_2) \cdot s}{1 + (UBD_1 + UBD_2) \cdot s / 3.465} \quad (17)$$

Controller synthesis. For a SISO case the controller synthesis problem can be solved in a relatively straightforward manner, since the SISO case with one complex multiplicative perturbation the Robust Performance (RP) problem can be approximated as a weighted mixed sensitivity problem where the condition is slightly strengthened:




Fig. 6. The structure of the network

$$\left\| \frac{w_p S}{w_l T} \right\|_\infty = \max_\omega \sqrt{|w_p S|^2 + |w_l T|^2} < \frac{1}{\sqrt{2}} \quad (18)$$

Where w_p is a weight for the sensitivity function S (usually an approximator of an integrator), and T is the complementary sensitivity function.

For a MIMO case (or for a SISO with additive uncertainties) the use of a more complicated technique such as μ synthesis is required.

4. SIMULATION RESULTS AND DISCUSSIONS

In the simulations, the network of a real time process, a controller, and two overload traffic stations connected over a full duplex Ethernet switch, were used. The structure of the system is shown in Fig. 6.

To calculate the upper bound delay, the initial leaky bucket values of each stream were first identified. 6 are messages sent periodically. The traffic sent from the process to the controller is given by $b_1^0(t)$, and the traffic from the controller to the process by $b_2^0(t)$. The upper-bounds for these traffics will be computed in order to obtain the upper bounds, UBD_1 and UBD_2 . We consider also background traffic ($b_3^0(t)$, $b_4^0(t)$, $b_5^0(t)$, $b_6^0(t)$) from the stations to the process and to the controller in order to overload the network:

$$b_1^0(t) = b_2^0(t) = \sigma_1^0 + \rho_1 t = 72 + 7200t$$

$$b_3^0 = b_4^0(t) = b_5^0(t) = b_6^0(t) = \sigma_3^0 + \rho_3 t = 1526 + 305200t \quad (19)$$

Next, the route of each stream was identified and the output burstiness equations were formulated. After solving the burstiness values the end-to-end upper bound delay for streams 1 and 2 are:

$$UBD_1 = UBD_2 = \frac{\sigma_1^2 - \sigma_1^0}{\rho_1} \approx 3.5 \text{ ms} \quad (20)$$

In evaluating the effects of the network on the control system performance, the following model of a real time process and a nominal controller were used (time in ms):

$$P(s) = \frac{2}{(s+5)(s+0.2)} \quad (21)$$

$$C(s) = \frac{K_p s + K_I}{s}, \quad K_p = 0.5508, \quad K_I = 0.4529$$

The controller parameters were obtained by minimizing the integral of the square errors (ISE) for the system with the network delay in an actuator and sensor paths of 1 ms.

First, the delay compensation strategy based on the Smith predictor presented in Fig. 4 was used. The model was assumed to be known, and the network

delay in a sensor and in actuator sides were assumed to vary randomly between zero and the upper delay value estimate. Equation 13 was used for both the measurement delay estimate and the control signal delay estimate.

Next, the delay compensation strategy based on the robust control approach was implemented by solving the mixed sensitivity problem in Equation 18. Equation 17 was used as a weighting function for the complementary sensitivity function T . As a weighting function w_p for the sensitivity function S the following approximation of the integrator was implemented:

$$w_p(s) = \frac{s/M + \omega_b}{s + \omega_b A} \quad (22)$$

Where ω_b is the bandwidth where control is effective, M is the desired maximum peak of w_b , and A is a small number used to avoid numerical problems. The H_∞ optimal controller for this mixed sensitivity problem was found using the MatlabTM Robust control toolbox.

The representative simulation results are shown in Fig. 8. Four graphs are shown: the system performance under a nominal controller (Eq. 21) when the network delay is negligible, the system performance under a nominal controller when there is no delay compensation, the system performance when the Smith predictor is introduced, and the system performance under a robust controller. From the figure it can be concluded that the nominal system becomes unstable when the delay increases. The stability of the feedback control loop can, however, be regained even when a delay compensation strategy such as the Smith predictor is implemented. The performance of the control system can be improved by using the more advanced delay compensation/toleration procedure.

5. CONCLUSION

In the paper a reconfiguration of the network control has been presented. First, a procedure for obtaining the upper bound delay of the transmission time of a packet in the switched Ethernet network was presented. The upper bound delay was monitored and the increase of the value reflected a modification of the network parameters due to a fault. Next, the increase was detected and the control loop was reconfigured when a pre-designed controller that is able to compensate the fault was switched on. Two compensation strategies, the Smith predictor based compensation strategy and the robust control based compensation strategy, have been applied and compared.

ACKNOWLEDGEMENTS

This research has been conducted as a part of the Networked Control Systems Tolerant to Faults (NeCST) project IST-004303 that is partially funded by the EU. The authors gratefully acknowledge the support.




Fig. 8. The performance of the control system under various delay compensation strategies

REFERENCES

- Almutairi, N.B., Chow, M.-Y., and Tipsuwan, Y., (2001). Network-based controlled DC motor with fuzzy compensation. In: *Proceedings of the 27th annual conference of the IEEE industrial electronics society (IECON 01)*, Vol. 3 pp. 1844–1849.
- Bauer P., Schitiu, M. Lorand, C. and K. Premaratne, (2001). "Total Delay Compensation in LAN Control Systems and Implications for Scheduling." In: *Proceeding of the American Control Conference*, pp. 4300-4305.
- Boudec Le, J.-Y. and P. Thiran (2001). Network Calculus, A Theory of Deterministic Queueing Systems for the Internet. In: *Lecture Notes in Computer Science. Springer Verlag*.
- Cruz R. (1991). A Calculus for Network Delay, Part I: Network Elements in Isolation. *IEEE Transactions on Information Theory*, Vol. 37 pp. 114–131.
- Georges, J.-P., T., Divoux, and E. Rondeau, (to appear in 2005). Confronting the performances of a switched Ethernet network with industrial constraints by using the Network Calculus, *International Journal of Communication Systems (IJCS)*.
- Georges, J.P., Krommenacker, N., Divoux, T. and E. Rondeau (2004). Designing suitable switched Ethernet architectures regarding real-time application constraints. In: *11th IFAC Symposium on Information Control Problems in Manufacturing, INCOM'04*, Salvador Bahia, Brazil.
- Göktas, F., (2000). Distributed control of systems over communication networks, *Ph.D. dissertation*, University of Pennsylvania.
- Jasperneite J., Neumann P., Theis M., K. Watson (2002). Deterministic Real-Time Communication with Switched Ethernet. In: *4th IEEE International Workshop on Factory Communication Systems*, pp. 11-18.
- Li S.; Wang Z.; Sun Y. (2004), Delay-dependent controller design for networked control systems with long time delays: an iterative LMI method, In: *Proceedings Fifth World Congress on Intelligent Control and Automation*, Vol. 2, pp. 1338 – 1342
- Nilsson, J., (1998). Real-time control systems with delays. *Ph.D. dissertation*, Lund Institute of Technology.
- Richard J.-P. (2003). Time-delay systems: an overview of some recent advances and open problems *Automatica*, Vol. 39 1667 – 1694.
- Tipsuwan, Y. and M.-Y.Chow, (2003) Control methodologies in networked control systems. *Control Engineering Practice*, 11, 1099–1111.
- Tipsuwan, Y., and Chow, M.-Y., (2002). Gain adaptation of networked mobile robot to compensate QoS deterioration. In: *The 28th annual conference of the IEEE industrial electronics society (IECON 02)*, Sevilla, Spain pp. 3146–3151.
- Wang, Z.-Q., Lundstrom, P. and Skogestad, S., (1994). Representation of uncertain time delays in the H infinity framework, *International Journal of Control*, Vol. 59, pp. 627-638.