High-performance, microscale field-effect transistors for the probing of charge transport in molecular crystals

Colin Reese, Toshihiro Okamoto, Wook-Jin Chung, and Zhenan Bao Stanford University Department of Chemical Engineering 381 North-South Mall Stanford, CA 94305

Abstract

Organic single crystals have emerged as powerful tools for the exploration of the intrinsic charge transport properties of organic materials. To date, however, the limited number of fabrication techniques has forced a steep compromise between performance, reproducibility, range of feature sizes, gentle treatment of the single crystal, and facility of construction. Here we present a materials-general technique for the fabrication of single-crystal field-effect transistors with the use of a spin-coated elastomer gate dielectric and photolithographically defined source and drain electrodes. This allows the production of feature sizes and patterns previously impossible with reported elastomeric techniques, yet yields devices with performance far superior to those fabricated on nonconformal dielectrics.

Organic single-crystal field-effect transistors (SCFETs) have emerged as a workhorse for the exploration of transport phenomenon in organic materials, as well as for exploring the performance limit for available materials^{1,2}. The long-range order inherent in the crystalline state allows the probing of properties *intrinsic* to molecular and solid-state structure. A number of techniques have been reported for the fabrication of SCFETs³⁻⁸ in an effort to realize the combination of high performance, reproducibility, ease of production, and a wide range of feature sizes, while causing minimal damage to the fragile single crystal. The most successful efforts to this end have employed conformal elastomeric⁴ and free-space⁵ dielectrics, yielding the highest published mobilities for organic single-crystal transistors. It has been challenging, however, to achieve the above performance criteria while still allowing for feature sizes below hundreds of microns, limiting both the range of possible structures and the material candidates for single crystal studies. In this Letter, we present a materials-general method for the production of high-performance transistors with features as small as two microns, by defining electrodes photolithographically atop a spin-coated elastomer dielectric. This technique capitalizes on the advantages of elastomer dielectrics, as previously reported⁴, but eliminates the need for manual transfer of the layer. In addition, spin-coating provides a flat, uniform surface compatible with photolithography, allowing feature sizes and device patterns not realizable with the transfer technique. We report excellent performance for rubrene, pentacene, and tetracene microscale transistors with channel lengths as small as two micrometers electrical characteristics reflecting the high quality of the semiconductor/dielectric interface.

As reported widely in literature, the chemical and morphological nature of the dielectric/active layer interface is absolutely critical to the performance of thin-film and single-crystal field-effect transistors. In particular, the oxide dielectric layer inherited from the silicon transistor has proven especially problematic, and has been held responsible for trapping, water formation⁹, and the suppression of n-type behavior in otherwise ambipolar materials¹⁰. Even devices with relatively high performance have illustrated pronounced hysteresis and shift of threshold voltage with repeated and bidirectional testing³. In addition, trapping and slow turn-on may make calculated saturation-regime mobilities somewhat ambiguous and deceptively inflated. These problems have been circumvented primarily by depolarizing this interface, generally by treating the oxide surface with a non-polar monolayer such as octadecyltrichlorosilane (OTS). Another approach involves simply replacing the dielectric layer with a chemically inert and nonpolar layer, such as hydroxyl-free polymers¹⁰ or an elastomer⁴. The method described here takes the latter approach, with the use of a non-polar elastomer dielectric layer, PDMS. While oxide device shows a pronounced hysteresis upon reverse of direction, characteristic of trapping at the oxide/crystal interface, the PDMS devices, show negligible hysteresis, demonstrating the quality, consistency, and inert nature of the interface.

Another key difficulty in the reproducible production of high quality single-crystal transistors is achieving consistently good contact between the semiconductor and both the source/drain contacts and the dielectric interface. In the bottom contact configuration – in which the electrodes are prefabricated on the substrate – the nearly perfectly flat crystal surface cannot touch the entire dielectric surface and the electrodes simultaneously. The alternative to this scheme – the top-contact configuration – requires electrode fabrication on top of the fragile crystal, possibly damaging it. The most successful compromises have been the conformal coating of parylene upon electrodes fabricated on the crystal surface⁷, and the use of an elastomer⁴ or air⁵ dielectric in the bottom-contact configuration. These techniques each incorporate a conformal interface between the single crystal and both the dielectric and source/drain contacts, which results in a reproducible, high-quality contact.

In summary, we have presented a method for the reproducible fabrication of highperformance single-crystal FETs with a wide variety of feature sizes and with high density. This technique exploits a non-polar, chemically inert, and conformal dielectric layer to realize diminished contact resistance, negligible hysteresis and excellent electrical characteristics. With feature sizes limited only by lithography, this approach will allow the characterization of materials that produce crystals too small or fragile to be tested by current methods. The ease of fabrication and feature density of this structure will allow the detailed probing of material and device physics previously difficult to access with methods allowing only one device per crystal, such as contact resistance and the anisotropy of field-effect mobility.

- ¹ R. W. I. de Boer, M. E. Gershenson, A. F. Morpurgo et al., Physica Status Solidi a-Applied Research **201** (6), 1302-1331 (2004).
- ² Colin Reese and Zhenan Bao, Journal of Materials Chemistry **16** (4), 329 (2006).
- ³ C. Goldmann, S. Haas, C. Krellner et al., Journal of Applied Physics **96** (4), 2080-2086 (2004).
- ⁴ V. C. Sundar, J. Zaumseil, V. Podzorov et al., Science **303** (5664), 1644-1646 (2004).
- ⁵ E. Menard, V. Podzorov, S. H. Hur et al., Advanced Materials **16** (23-24), 2097-+ (2004).
- ⁶ R. W. I. de Boer, T. M. Klapwijk, and A. F. Morpurgo, Applied Physics Letters **83** (21), 4345-4347 (2003).
- ⁷ V. Podzorov, V. M. Pudalov, and M. E. Gershenson, Applied Physics Letters 82 (11), 1739-1741 (2003).
- ⁸ V. Podzorov, S. E. Sysoev, E. Loginova et al., Applied Physics Letters **83** (17), 3504-3506 (2003).
- ⁹ C. Goldmann, D. J. Gundlach, and B. Batlogg, Applied Physics Letters **88** (6), (2006).
- ¹⁰ L. L. Chua, J. Zaumseil, J. F. Chang et al., Nature **434** (7030), 194-199 (2005).